Intel Graphics Hardware Design Engineer Intern in Folsom, California

Job Description

  • Analysis, interpretation, and assessment of hardware architectural specifications defining feature requirements for 3D Graphics HW IP. - Providing assistance to permanent staff in development of logic designs and HDL code for 3D Graphics HW IP. Design implementations must meet functional and performance requirements, physical/structural design constraints timing, area, power, as well as proprietary design rules and other quality criteria.- Definition and development of test plans, verification environments, validation components bus functional models, trackers, checkers, scoreboards, test benches, etc., functional coverage points, assertions, random and directed tests, random test constraints, etc. to validate 3D Graphics HW IP at various levels of integration.- Integration and maintenance of HDL models and verification environments for simulation and ASIC logic synthesis.- Execution and debug of hardware simulations achievement of functional test coverage objectives. Identification and closure of design and environment defects, including bug fixes requiring manual ECOs gate-level netlist edits. - Characterization and analysis of performance and power results implementation of corresponding design modifications and optimizations as required to achieve power and performance targets.- Execution of ASIC logic synthesis flows implementation of corresponding design modifications and optimizations as needed to achieve timing and area objectives.- Debug of graphics hardware in emulation and/or silicon hardware environments working with synthetic low-level tests as well as with stimulus from real-world applications and benchmarks and the graphics driver.


You must possess these minimum qualifications to be initially considered for this position. Experience can be obtained through academic research projects and/or relevant industry job/internship experience.

Minimum Qualifications

  • Candidate must be pursuing a Master's or PhD in Electrical and/or Computer Engineering.

-Minimum of 1 year of experience in the following:

  • Computer architecture, organization fundamentals

  • Logic design implementation and verification using coding in hardware description

  • RTL and verification languages such as Verilog or System Verilog applying good coding style

  • Definition and development/implementation of test plans, verification simulation environments, validation components, and tests

  • Usage/execution of logic simulation, synthesis, and timing analysis tools and environments familiarity with broader ASIC development flows hardware/hardware model debug

  • Unix and Windows OS usage

  • Programming or scripting languages such as C/C++, Perl, Ruby, and Python

Preferred Qualifications

Training, experience, and demonstrable proficiency in:

  • 3D Graphics architecture concepts, APIs, and standards - e.g., Direct3D, OpenGL media/video codec standards implementation of vector-based DSP/SIMD algorithms Intel CPU architecture

  • Coverage-based validation concepts and application - functional coverage points, assertions, random and directed tests, random test constraints, etc. using System Verilog or similar verification languages/tools UVM/OVM verification methods- Synopsys ASIC design tools

  • VCS simulator, Design Compiler, IC Compiler- Formal verification methods - formal property verification e.g., Jasper, high-level/algorithmic formal equivalence checking e.g., HECTOR- High-level hardware modeling using System C, C++ high-level synthesis and optimization e.g., C-to-Silicon, Catapult, Cynthesizer.

  • Familiarity with digital hardware emulation and hardware debug tools - emulators, logic analyzers, etc.

- Availability for a 6 months internship

Inside this Business Group

The Core and Visual Computing Group (CVCG) is responsible for the architecture, design and development of the CPU core and visual technology IPs that are central to Intel's system-on-a-chip (SoC) products and key to our datacenter, client and Internet-of-Things (IOT) platforms. CVCG strives to lead the industry through continuous innovation and world class engineering.

Posting Statement. Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.