Intel Power Analysis and Optimization Engineer in Folsom, California
In this position, you will be a member of the Client and Server Chipsets Power team in Intel's CIG Group. You will be interacting with multiple partners and will be responsible for all aspects of Client and Server power analysis and optimization.
Responsibilities include, but are not limited to:
Workload power analysis and characterization
Development of flows to enable efficient and accurate power analysis
Collaboration with cross functional teams to:
Provide power targets to design teams
Define power rollup and convergence methodology
Identify opportunities for power optimization in existing design
Identify new power saving features, define power optimization solutions
Drive these optimizations into current and next-generation Client and Server Chipsets
B.S. in Electrical Engineering, Computer Science, or equivalent degree ,with 4+ years of experience in digital design or post silicon power measurements and correlation or M.S. in Electrical Engineering, Computer Science, or equivalent degree with 2+ years of experience in digital design or post silicon power measurements and correlation
2+ years' experience required on dynamic and leakage power estimation and reduction at architecture/RTL/block synthesis and circuit design level
Strong chip/CPU level understanding required on power consumption, power estimation and low power design methods
Automation skills in PERL and/or TCL and/or Shell* is required
Proficiency with power estimation tools, such as PrimeTime-PX, and Power Artist, is an advantage
Proficiency with use of Spreadsheets is required
Strong problem solving and analytical skills
Excellent cross-functional communication and/or interaction skills
Inside this Business Group
The Platform Engineering Group (PEG) is responsible for the design, development, and production of system-on-a-chip (SoC) products that go into Intel’s next generation client and mobile platforms. PEG strives to lead the industry moving forward through product innovation and world class engineering.
US, California, Santa Clara
Posting Statement. Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.