Intel Verification Engineer Graduate Intern in Folsom, California

Job Description

Responsibilities may be quite diverse of an exempt technical nature. U.S. experience and education requirements will vary significantly depending on the unique needs of the job. Job assignments are usually for the summer or for short periods during breaks from school.

Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your school work/classes/research and/or relevant previous job and/or internship experiences.

Minimum Qualifications:

  • Candidate must be pursuing a Master's or PHD Degree in Electrical Engineering, Computer Engineering, Computer Science or other science/engineering related field

  • 6+ months experience or equivalent coursework in the following areas:

  • Cache architecture

  • System Verilog / Verilog / UVM

  • ASIC Verification

  • Scripting in Perl/C/C+ Preferred Qualifications:

  • Semiconductor design

  • Objected Oriented

  • Python

  • TCL

  • Bash, Digital, logical, Asic, and/or architectural design.

  • Digital circuit design.

  • Analog circuit design including PLLs

Inside this Business Group

The Platform Engineering Group (PEG) is responsible for the design, development, and production of system-on-a-chip (SoC) products that go into Intel’s next generation client and mobile platforms. PEG strives to lead the industry moving forward through product innovation and world class engineering.

Posting Statement. Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.