Intel Pre-Silicon Validation Engineer in Fort Collins, Colorado

Job Description

Become a key member of the Ft. Collins clock generation design team-this team includes all disciplines such as analog design, logic design, mixed-signal validation, and structural design. In addition, this team does both pre- and post-silicon work on its products. This team delivers clocking-related solutions for server and base-station CPUs in Intel's leading process nodes.

This specific job is for a pre-silicon validation engineer with a secondary interest in logic design:

  • candidate will author test plans and execute them using logic simulation, mixed-signal, and structural netlist techniques (background in test bench and infrastructure development is beneficial).

  • Secondarily, candidate will help with logic design and register transfer level (RTL) coding.


Minimum Qualifications: Candidates should have BSEE degree or higher (or a related degree).

  • Successful candidates must have 5+ years of experience coding test cases, checkers, and logic/RTL features (preferably in SystemVerilog) as well as multiple years of experience running validation on the code to prove its quality.

  • Debug skills/tools (e.g. Verdi) is also desired. Experience with analog circuits is not required but is desired since much of the validation revolves around the analog design of clocking circuits.

Inside this Business Group

The Silicon Engineering Group is a worldwide organization focused on the development and integration of SOCs, Cores, and critical IPs that power Intel’s leadership products. This business group leverages an incomparable mix of experts with different backgrounds, cultures, perspectives, and experiences to unleash the most innovative, amazing, and exciting computing experiences.

Posting Statement. Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.