Intel CAD Engineer in Hillsboro, Oregon

Job Description

Description:Intel Lab Architecture and Design Research is looking for a CAD Engineer or Design Automation Engineer who advocates of applying tools/flows and design methodologies to enable effective execution of complex chip design projects in diverse environments. As part of the Design Automation team, you will support the design team by enabling design infrastructure, developing/deploying computer aided design CAD tools, and collaborating to develop solutions to help accelerate new research design prototyping. You will work closely with design engineers to maximize the efficiency of the design process.The successful candidate must possess strong analytical skills, strong programming skill, self-driven, detail-oriented, and be able to contribute successfully to teams in a fast-paced and results-oriented environment. He or she should have ability to follow a structured and disciplined decision-making and development process and will be required to leverage strong interpersonal skills and written and verbal communications. Other Responsibilities include:-Using your hands-on skills to improve design environment and design efficiency for custom layout/schematic backend and APR.-Defining, investigating, and providing solution/approaches of technical EDA challenges. It involves problem analysis and requirements definition, followed by design, implementation, test, deployment, and technical support to enable better utilization of CAD tools.-Collaborating with design teams on methodology development, and interact closely with design teams to mature the CAD solutions for production use.-Owning processes related to design, layout, deployment of productivity-enhancement tools, methodologies, and design rule checker/verification within the cutting-edge chip-design environment. -Providing training, documentation and other collaboration sessions to the design teams as necessary to learn new flows and improve our design efficiency.


Qualifications:Candidate must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. 1.Knowledge/Skill:-Strong proficiency in shell scripting and scripting programming languages Perl/Python/Ruby/Tcl/Skill in Linux-based environments is required.-Minimum of 2 years of experience in software development, flows and architecture.-Minimum of 2 year of experience in digital circuit and layout design. -Experience with EDA vendors tools and methodologies related with Analog, Digital and Backend design groups.-Advantage: Knowledge of Intel process & internal Intel tools and flows. 2.Experience, Education:-Degree in Computer Science, Computer Engineering, or Electrical Engineering.-MSEE with a minimum of 2 years or BSEE with a minimum of 3 years of industry experience in CAD and chip design.Additional Desired Experience:-The candidate who has deep understanding of custom layout tools Genesys, GenA, Virtuoso is a plus.-The candidate who has deep understanding of custom schematic tools Virtuoso and simulation Spectre, Hspice, Lynx is a plus.

Inside this Business Group

Intel Labs is the company's world-class, industry leading research organization, responsible for driving Intel's technology pipeline and creating new opportunities. The mission of Intel Labs is to deliver breakthrough technologies to fuel Intel's growth. This includes identifying and exploring compelling new technologies and high risk opportunities ahead of business unit investment and demonstrating first-to-market technologies and innovative new usages for computing technology. Intel Labs engages the leading thinkers in academia and industry in addition to partnering closely with Intel business units.

Posting Statement. Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.