Intel Hardware Engineer in Hudson, Massachusetts
High speed I/O is critical and central to Intel's product success in the market place. This position provides an opportunity to work on exciting and challenging next generation technology as a member of the I/O Technology and Standards IOTS group located in Hudson Massachusetts.
Our charter is focused on I/O and interconnect pathfinding and standards/specification development.
In this position, you would be part of a team developing specifications and standards and performing circuit and channel pathfinding work for high speed links such as PCI Express, Ultra Path Interconnect, and other high speed I/O's used in Intel microprocessors and chipsets.
Projects will include working on modeling and characterization of serial links that include passive channels and active PHY analog circuit blocks.
You would also perform correlation analysis with circuit simulations, test results, channel characterization and de-embedding using signal integrity tools and methods.
This role provides many opportunities to work with circuit designers, package and platform designers, signal integrity engineers, validation engineers, and software and hardware architects across many divisions of Intel.
In this position the engineer conducts or participates in multidisciplinary research in the design, development, testing and utilization of information processing hardware and/or electrical components, mechanisms, materials, and/or circuitry, processes, packaging, and cabinetry for central processing units CPUs and/or peripheral equipment.
Also prepares specifications, evaluates vendors, and analyzes test reports. Ensures products conform to standards and specifications. Develops plans and cost estimates and assesses projects to analyze risk.
Develops procedures, analysis and design for computer components, products, and systems. Initiates, guides, and coordinates overall design and development of new ideas and products. Responds to customer/client requests or events as they occur.
Develops solutions to problems utilizing formal education and judgement.
You must possess the below minimum qualifications to be initially considered for this position. Relevant experience can be obtained through school work, classes and project work, internships, military training, and/or work experience. This is an entry level position and will be compensated accordingly.
Bachelor or Master degree in Electrical Engineering or related engineering field.
This U.S. position is open to U.S. Workers. A U.S. Worker is someone who is either a U.S. Citizen, U.S. National, U.S. Lawful Permanent Resident, or a person granted Refugee or Asylum status by the U.S. Government. At the BS level Intel will not sponsor a foreign national for this position.
1+ year experience in:
High-speed digital interconnects i.e. PCI Express
Lab equipment, such as oscilloscopes, BERTs, TDRs or VNAs
Scripting languages: Matlab, Python.
Signal integrity simulation tools such as HSpice
Silicon device modeling methods such as IBIS or Verilog
Knowledge in PCB layout review and associated tools, such as Allegro or Mentor
Experience with statistical analysis methods and tools such as DOE and JMP
Experience designing IO circuits, PLLs, DLLs, voltage regulators, or other analog/mixed-signal circuits.
Inside this Business Group
The Data Center Group (DCG) is at the heart of Intel’s transformation from a PC company to a company that runs the cloud and billions of smart, connected computing devices. The data center is the underpinning for every data-driven service, from artificial intelligence to 5G to high-performance computing, and DCG delivers the products and technologies—spanning software, processors, storage, I/O, and networking solutions—that fuel cloud, communications, enterprise, and government data centers around the world.
Posting Statement. Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.