Intel Analog-Mixed Signal Design Engineer in San Jose, California

Job Description

Intel Programmable Solutions Group (PSG) is looking for a self-motivated analog/mixed signal circuit designer who will be part of the PSG clocking solution team. The team designs, develops, and productizes cutting edge of innovative PLL (Phase-Locked Loop) circuits using state-of-the-art CMOS FinFET technology to provide best-in-class clocking solutions to 56G/112G+ SerDes transceiver, memory I/F, SoC, and FPGA core/fabric. As a highly visible and impactful PLL owner, you will take part in the whole development process within the team including but not limited to spec decision, design, analysis/assessment of the performance for various applications and systems, post manufacturing verification and debugging.

Qualifications

Minimum Qualifications

  • MSEE with minimum 5 yrs of experience in custom analog/mixed signal circuits

  • Hands-on experience productizing advanced PLL (Phase-Locked Loop) design using deep sub-micron CMOS technologies (FinFET preferred)

  • Good analytical skills in PLL (Phase-Locked Loop) loop dynamics, noise folding, trade-offs between analog and digital loops using PFD, TDC and BBPD

  • Familiarity with industry standard design tools such as Cadence Virtuso, Spectre/RF, Hspice, VerilogA/VerilogHDL, and Matlab/Simulink

Inside this Business Group

The Programmable Solutions Group (PSG) was formed from the acquisition of Altera. As part of Intel, PSG will create market-leading programmable logic devices that deliver a wider range of capabilities than customers experience today. Combining Altera's industry-leading FPGA technology and customer support with Intel's world-class semiconductor manufacturing capabilities will enable customers to create the next generation of electronic systems with unmatched performance and power efficiency. PSG takes pride in creating an energetic and dynamic work environment that is driven by ingenuity and innovation. We believe the growth and success of our group is directly linked to the growth and satisfaction of our employees. That is why PSG is committed to a work environment that is flexible and collaborative, and allows our employees to reach their full potential.

Posting Statement. Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.