Intel RTL Verification Engineer in Santa Clara, California
Develops Pre-Silicon functional validation testbench and tests to verify system will meet design requirements.
Designs testbench using latest OVM/UVM methodologies.
Creates test plans for RTL validation, defining and running system simulation models, and finding and implementing corrective measures for failing RTL tests.
Analyzes and uses results to modify testing and to generate indicators.
Writes scripts to automate verification tasks and flows.
Bachelor's degree in Electrical Engineering
15 years or more industry experience
5 years or more as Verification Lead
Familiar with a broad set of verification methodologies to effectively verify Intel and industry IPs-
Strong technical leadership skills to define verification architecture and methodologies and drive execution
Prior hands-on skills verification experience
Prior experience leading a small team
Inside this Business Group
The Platform Engineering Group (PEG) is responsible for the design, development, and production of system-on-a-chip (SoC) products that go into Intel’s next generation client and mobile platforms. PEG strives to lead the industry moving forward through product innovation and world class engineering.
US, Arizona, Phoenix
Posting Statement. Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.